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Abstract- We describe a connectionist architecture 
which shows promise in obtaining the global optimal 
solution t o  the classical minimum spanning tree prob- 
lem in a time independent of the problem size. Using 
commonly available analogue electronic components, a 
network prototype was found to give the global optimal 
solution within the microseconds range. Simulation re- 
sults and limiting factors of the performance of analog 
and VLSI implementation circuits are discussed. 
I. INTRODUCTION 
Owing to the fundamental nature and a broad range 
of applications, minimum spanning tree problems have 
been widely studied in the field of network flows. Min- 
imum spanning tree (MST) problems find presence in 
many applications such as cluster analysis, reduced 
data storage, optimal message passing, etc. For exam- 
ple, a typical application is in designing a pipeline net- 
work to connect a number of towns using the smallest 
possible total length of pipeline. Efficient MST com- 
putations are also required in real-time cluster identi- 
fication for computer vision tasks. There are several 
well-known sequential algorithms to find the minimum 
spanning tree for a given graph. They are Kruskal’s 
algorithm [ 5 ] ,  Sollin’s algorithm [9] and the Prim al- 
gorithm [7]. Both Prim’s and Kruskal’s algorithms 
work with a greedy strategy when growing the span- 
ning tree, in which one arc from a candidate list is 
added at each iteration. They differ in the way the 
candidate list is selected. Sollin’s algorithm is a hybrid 
version of Kruskal’s and Prim’s. Besides these efforts, 
there are on-going researches in finding more efficient 
solutions [8], including parallel variants of the clas- 
sical algorithms. However, most of these algorithms 
were originally developed based on a sequential com- 
putational model, and hence it is difficult to exploit 
parallelism effectively for efficiency improvement. In 
most cases, the solution time is theoretically expected 
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to exhibit a polynomial time dependence on the prob- 
lem size. 
In this paper we propose a connectionist architec- 
ture based on the binary relation inference network to 
solve the MST problems. The architecture has been 
found to show promise in obtaining the global opti- 
mal solution in a time independent of the problem 
size. This is due to the parallel and asynchronous op- 
erating nature of the network, and each computational 
unit can process information asynchronously, or in the 
continuous-time domain, without the need of precise 
synchronization with other units of the network. The 
underlying computational model is a non-sequential 
but parallel one, to be defined by the specific con- 
nection pattern (or communication highway) among 
a set of computational units with simple and almost 
identical inferencing operations. Generally, the net- 
work could be implemented either in the discrete or 
continous-time domain. As verified by extensive sim- 
ulation, the continuous-time operating ability of the 
binary relation inference network promises a solution 
time (i.e., the network’s convergence time) which is in- 
dependent of the problem size. However, the realiza- 
tion of this merit depends on the success in overcom- 
ing the limitations of different implementation plat- 
forms, which require more in-depth investigation and 
careful study. Two specific cases are described in this 
work. One is on the implementation of the inference 
network using commonly available analog integrated 
circuit components. A particular network implemen- 
tation was found to give the global optimal solution 
within the microseconds range. The other is to con- 
sider the voltage-mode approach of using some basic 
analog VLSI building blocks in constructing the infer- 
ence network. For the sake of reference, the minimum 
spanning tree problem and the basic Bellman-Ford ar- 
chitecture of the binary relation inference network are 
first reviewed in the following section. 
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11. MINIMUM SPANNING TREE PROBLEM 
AND INFERENCE NETWORK 
Given an undirected graph G = (V,A) with N = 
/VI nodes, M = [AI arcs, and with a cost c;j associated 
with each arc ( i , j)  E A. A spanning tree T of the 
graph G is a connected acyclic subgraph that spans 
all the nodes in G. The minimum spanning tree is the 
spanning tree with the smallest total cost, measured 
as the sum of costs of the arcs in the spanning tree. 
The MST problem is closely related with the all- 
pairs minimax path problem (MPP), which tries to 
determine, for each given node pair (i,j), the mini- 
mum value path from node i to node j. In distinct 
contrast with the classical shortest path problem, the 
value of a path P from node i to node j is the max- 
imum cost arc in P and not the total arc cost of P. 
A well established result in MPP is that, if D;j is the 
value (minimax) of the minimax path from node i to 
node j and cjj = Djj, then the arc (i, j) is an edge 
of the MST. It is therefore a simple task to solve the 
MST problem once we know the solution to the MPP. 
The all-pairs minimax path problem bears many 
similarities with the all-pairs shortest path prob- 
lem [4], and hence can be solved by similar methods. 
In the context of dynamic programming, the minimax 
values are related by the Bellman equation [2]: 
Dij = min k [ max { Cik , Dkj} ] (1) 
where i , j ,  k = 1 , 2 ,  ..., N ,  k # i, k # j. The Bellman- 
Ford algorithm is widely known to solve the Bell- 
man equation iteratively in U ( N )  steps, for any fixed 
i (single-source, multi-destinaton) or fixed j (multi- 
source, single destination) schemes. 
architecture for solving the Bellman equation. With 
the single-destination inference network (Fig. 1), the 
site output Sf and unit output g(i, j )  required in solv- 
ing the minimum spanning tree problem are given by 
= max {c;k,g(k,j)} (2) 
. .  
g(i , j)  = min k $j (3) 
where i, j ,  k = 1,2, ..., N k # i, k # j .  It is read- 
ily seen that there is a close resemblance between the 
Bellman equation (Eq. (1)) and Eq. (2), Eq. (3). 
However, the network does not specify a computa- 
tional order as is required in the Bellman-Ford algo- 
rithm. In fact, such computational order is not re- 
quired for the network to converge to the global op- 
timal solution after proper initialization. A simple 
first-order non-linear model can be assumed for each 
computational unit, given by 
dg(i’j) = -&g(i,j) + X;j min[max{c;k,g(k,j)}] 
and the network has been found to converge to the 
correct solution, with g(i, j )  = Dij, arbitrarily fast 
by using large X;j for the units. Extensive simula- 
tion also indicates that the convergence time is inde- 
pendent of the problem size N .  It is certainly true 
that the mathematical model is idealistic, and the ac- 
tual performance of the network is likely to be limited 
by practical factors in different implementation plat- 
forms. 
dt k 
(4) 
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Fig. 1. Single-destination inference network with reference 
node j 
A. AN INFERENCE NETWORK ARCHITEC- 
TURE FOR BELLMAN’S EQUATION 
Previous works[l0,6] have established a binary re- 
lation inference network architecture for solving all- 
pairs shortest path problem. The inference network 
considers the set of nodes that are allowed as inter- 
mediate nodes on the paths, while the Bellman-Ford 
algorithm tends to iterate on the number of arcs in 
the path. A modification of the inference network 
can readily be made to result in a multi-source single- 
destination inference network, which forms the basic 
w 
1 
Fig. 2. Circuit of a computational unit 
111. ANALOG IMPLEMENTATION 
The site and unit output functions [6] as defined in 
Eq. (2) and Eq. (3) are maximizer and minimizer 
circuits [6] which can be readily connected to form a 
network as shown in Fig. 2. The completed network 
which is shown in Fig. 3 is tested with the following 
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Fig. 3. The single-destination network in a bus configuration 
for a 4 cities problem 
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Fig. 4. Pspice simulation output of Sunit singledestination 
inference network 
data: 
The Pspice simulation result is shown in Fig. 4. The 
horizontal portion of the curve indicates the presence 
of delay in the network. This delay is largely caused 
by the saturation of the opamps in the minimizer and 
maximizer during a switch between the opampdiode 
subcircuits which act as the driver for the correspond- 
ing site and unit outputs. This delay has been re- 
duced by adding diodes(D1, D2, D6, D7, ...) as shown 
in Fig. 2 as saturation guards for the associated op- 
amps. The network convergence time has been re- 
duced from 18ps to 9ps with the addition of this sat- 
uration guard as shown in Fig. 5 .  Since there are 
delay in each computational unit, the network con- 
vergence time depends on both the problem size and 
configuration. With fixed problem size, a MST with 
Fig. 5. Pspice simulation output after addition of saturation 
guard 
longer paths experiences more delay and the conver- 
gence time increases drastically. However, the exact 
relationship still needs careful study. The best conver- 
gence time(i.e. one without time delay) is governed 
by the opamp large signal response and is practical 
size independent. With LM324, this time is found to 
be about 4.9ps whereas the OP-27, which has a slew 
rate four times higher than that of LM324, gives a 
convergence time of about 1 . 6 ~ ~ .  The variance in op- 
amp open loop gain has little effect on the convergence 
time. With the default gain of LM324, the percentage 
error between input and output of a unit is 0.2%. 
IV. VLSI IMPLEMENTATION 
Based on the inference network model, the site and 
the unit output functions [ l l ]  can be implemented 
by operational transconductance amplifier(0TA) [l] 
in Fig. 6. Although the OTA can provide a sufficiently 
large gain, it introduces non-negligible error. In our 
simulation,using Caltech's Chipmunk [12], the maxi- 
mum input is within 1.7V. The error is taken as the 
maximum difference between input signal and output 
signal divided by the maximum input. 
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The site function is a maximizer circuit [lo]. With 
a D.C. and a pulse applied to the site inputs, an error 
as large as 35% is observed. This is caused by the 
parasitic capacitance of the output (Vout as shown in 
Fig. 6) holding the site output voltage at the falling 
edge of the pulse. It is shown in Fig. 7. In order 
to reduce this effect, an N-channel CMOS transistor 
(Madd as shown in Fig. 6) was added at the Vout out- 
put. The transistor speeds up the discharge rate by in- 
creasing the conductance. The induced error from the 
OTA maximizer reduces to 0.35%. The induced er- 
ror can further be reduced to 0.26% by increasing the 
gain 100 times. Due to this undesirable capacitance, 
a wide range transconductance amplifier(WRTA) [3] 
have been considered as an alternative to the OTA. 
However, despite the much lower parasitic capacitance 
at the output of this amplifier and the relatively higher 
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voltage gain when compared to those of the OTA, the 
error in the resulting maximizer circuit is 0.9%, about 
three times larger. 
Fig. 7. Error in simulated OTA Maximizer output response 
caused by parasitic capacitance 
Fig. 8. The practical and theoretical unit output of a sinusoidal 
and a pulse input 
The unit output function is a minimizer circuit [ll]. 
With a sinusoidal and pulse input, the theoretical and 
the practical minimum output are shown in Fig. 8. 
The induced error from the circuit is about 4.47%. 
As the gain increases about three times, the induced 
error decreases to 1.94%. Besides, the convergence 
behaviour of a single computational unit was stud- 
ied. The computational unit shows the fastest con- 
vergence rate in an operating range between 1.OV and 
2.7V. The convergence time is less than 20011s. Based 
on their similar functional blocks of VLSI and analog 
implementation, the relationship between their con- 
vergence time can be estimated by a scaling factor. 
In a computational unit,the saturation time for ana- 
log implementation is about 4ps. The scaling factor is 
20. Therefore, the network convergence time for a 4 
cities problem would be approximately 24511s in VLSI 
implementation when that of LM324 is about 4.9ps. 
V. CONCLUSION 
The limiting factors of performance in different im- 
plementation platforms for the binary relation infer- 
ence network in solving the MST problems are pre- 
sented. According to the parallel and asynchronous 
operating nature of the network, the solution time 
should be independent of the problem size and is only 
limited by the physical characteristics of the circuit 
components. From the simulated network reponses 
using commonly available analog IC, it is noted that 
the factors affecting the network convergence rate are 
opamp slew rate, unit operating voltages and the 
propagation delay. The most serious problem is the 
propagation delay which is controlled by the op-amp 
large signal response. This can be reduced by using 
the saturation guard diodes. 
In the VLSI implementation, the performance of the 
network is affected by the parasitic capacitance of the 
CMOS transistor. Therefore we compared the OTA 
and WRTA maximizer and found that OTA is bet- 
ter than WRTA in terms of complexity and accuracy. 
Also the performance of the unit output function is af- 
fected by the gain of OTA. The solution speed of VLSI 
implementation is much faster than that of analog. 
Though the circuits presented may not completely 
reflect the mathematical model, they provide the ba- 
sis for future work. In particular, a delay in the min- 
max function of mathematical model could be added 
to better reflect the practical behaviour of analog cir- 
cuits. Also, a faster and more accurate implementa- 
tion platform could be sought for, especially in the 
field of VLSI implementations. Actual prototype con- 
structions are also necessary for verifying some of our 
simulation results. 
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